Recently Updated Pages

Upon power-up and/or assertion of the RESET# line, the processor is to enter a reset state in whi...

YiffCore utilizes 32 general-purpose registers for various data movement operations, to different...

YiffCore is a 64-bit System-on-Chip architecture targeting low-power embedded systems within the ...

Below are the instructions available to the programmer: MNEMONIC                OPCODE           ...

YiffCore is a tri-MAC (mandatory access control) architecture, in other words, the privilege leve...